

- ▶ The previous design decisions (e.g. bits of branch displacement) influence the instruction encoding.
- ▶ It determents the size of the program and the implementation of the processor.
- ▶The operation is encode in the opcode field.
- The important decision is how to encode the addressing modes with the operation.
- ▶I SA with many addressing modes require address specifier fields to associate addressing modes with the operand.

3BA5, 10th Lecture, M. Manzke, Page: 1

38A5 Addressing Modes[2]


Addressing mode	Example instruction	Register transfer	When used
Direct or absolute	Add R1,(1001)	Regs[R1]<- Mem[1001]	Useful to access static data.
Memory indirect	Add R1,@(R3)	Regs[R1]<- Mem[MEM[Regs[R3]]]	If R3 is the address of a pointer p, then mode yields *p.
Autoincrement	Add R1,(R2)+	Regs[R1]<- Mem[Mem[Regs[R2]] Regs[R2]<- Regs[R2]+d	Stepping through arrays.
Autodecrement	Add R1,-(R2)	Regs[R2]<- Regs[R2]-d Regs[R1]<- Mem[Mem[Regs[R2]]	Stepping through arrays.
Scaled	Add R1,100(R2)[R3]	Regs[R1] <- Regs[R1] + Mem[100+Regs[R2] +	Used to index arrays.


Addressing Modes[1] Addressing Register transfer When used Example mode instruction Add R4,R3 Regs[R4]<-When a value is in a Register register. Regs[R4] + Regs[R3] mmediate Add R4,#3 Regs[R4]<-For constants. Regs[R4] + 3Add R4,100(R1) Regs[R4]<-Accessing local Displacement variables and simulates Regs[R4] + register indirect/direct Mem[100+Regs[R1]] addressing Add R4.(R1) Register indirect Regs[R4]<-Accessing using a pointer Regs[R4] + Mem[Reas[R1]] Reas[R3]<-Add R3,(R1+R2) Useful in array Index addressing Regs[R3] + Mem[Reas[R1]+Reas[R2]] 3BA5, 10th Lecture, M. Manzke, Page: 2


BAS ISA Encoding


- ► Load-store I SAs can encode the addressing mode in the opcode.
- ▶ The number of registers and number of addressing modes both have a significant impact on the size of the instruction.
- ▶The ISA should balance:
 - ▶ Number of registers and addressing modes
 - ► The impact on the size of the instruction (-> program)
 - ▶Size that can be efficient implemented.

3RA5 10th Lecture M. Manzke Page: 4









3BA5 Optimisation Classification

- ▶ High-level Optimisation
 - Performed on source and fed to later optimisations passes.
- ▶ Local Optimisation
 - Doptimises code in a straight-line code fragment.
- ▶ Global Optimisation
 - Extends local optimisation across branches (loops).
- ▶ Register Allocation
 - Links registers with operands.
- ▶ Processor Dependent Optimisations
 - ▶Take advantage of specific architectural knowledge.

3RA5 10th Lecture M. Manzke Page

3BA5 Optimisation Impact


- ▶ Difficult to separate local and processor-dependent optimisations from code-generator transformations.
- The following slide provides an example:
- ▶The subsequent slide shows various optimisations
- ▶The slide illustrates the importance of looking at optimised code.
 - ▶ May remove instructions completely


3BA5 Register Allocation

- ▶ Register allocation has a high impact on performance.
- ▶ Algorithms are based on graph coloring
 - ▶ Create a graph that provides candidates for register allocation
 - ▶Limit set of colors so that no two adjacent nodes in a dependency graph have the same color.
 - ▶Try to allocate registers for all active variables
 - ▶I s NP-complete but heuristic algorithms run in near near-linear time (needs >=16 registers).

3RA5 10th Lecture M. Manzke Page: 10

Optimisation name	Explanation	Percentage of the total
1211 1101		transformes
ligh-level	At or near the source level:prosssor independent	
rocedure integration	Replace procedure call by procedure body	N.W
ceal	Within straight-line code	
ommon subexpression elimination	Replace two instances of the same computation by single copy	18%
constand propagation	Replace all instances of a variable that is assigned a constant with the constand	22%
tick height reduction	Rearrange expression tree to minimize resources needed for expression evaluation	N.M
obal	Across a branch	44411111111
Blobal common subexpression	Same as local, but this version crosses branches	13%
opy propagation	Replace all instances of a variable A that has been assigned X(i.e.,A=X) with X	11%
de motion	Remove code from a loop that computes same value each iteration of the loop	16%
nduction variable	simplify/eliminate array addressing calculation within loops	276
rocessor dependent	Depends on processor knowledge	
tenght reduction	Many example, such as replace multiply by a constant with add and shifts	N.M.
i etine scheduling	Reorder Instruction to Improve pipeline performace	N:M





3BA5

Impact of Compiler Technology Architecture

- ▶ Compiler and high-level languages affects the use of the ISA.
- ▶ Important questions:
 - ▶ How are variables allocated and addressed?
 - ▶ How many registers are needed to allocate variables appropriately?
- ▶ High-level languages allocate data:
 - ▶ On the stack to allocate local variables
 - ▶ In global data area to allocate statically declared objects
 - ▶ On the heap to allocate dynamic objects

3BA5, 10th Lecture, M. Manzke, Page: 14