

## 3BA5 Control Unit

- ▶ Two approaches:
  - ▶ Hardwired
  - ▶ Microprogram
- ▶ Single cycle datapath require:
  - ▶ Truatable -> hardwired solution
- ▶ Multicycle datapath control may be defined through:
  - ▶ Microprogramming


3BA5, 6th Lecture, M. Manzke, Page: 1

## 3BA5 Control Signal from Example

- ▶ RW
  - ▶ Perform read/write operations from/to mem
- ▶ MR
  - ▶ Enable the chip select of the mem
- ▶ LD
  - ▶ Load data from data bus to MDR
- ▶ AD
  - ▶ Load address from MAR to address bus
- ▶ LA
  - ▶ Load the right most 4 bits of IR to MAR
- ▶ WR
  - ▶ Perform read/write operation from register file
- ▶ SR<sub>0</sub> and SR<sub>1</sub>
  - ▶ Select two bits of the IR as the address of the register file

3BA5, 6th Lecture, M. Manzke, Page: 2


## 3BA5 Control Unit Example



3BA5, 6th Lecture, M. Manzke, Page: 3

## 3BA5 State Diagram

This state machine may be implemented in a Programmable Logic Array (PLA)



3BA5, 6th Lecture, M. Manzke, Page: 4


## 3BA5 Microprogrammed

If a hardwired solution becomes too complex microprogramming may be used.


Wilkes invented this idea in 1951.

Today microprogramming is less important

## 3BA5 Horizontal Microprogram



## 3BA5 Vertical Microprogram




## 3BA5 Split-level control memory

Another approach

- ▶ When a typical instruction set is microcoded:
  - ▶ Few different control words (cw) are found
  - ▶ Which results in an inefficient use of the CROM
- ▶ Consider a 64K CROM delivering 250-bit cw
- ▶ See next page:

**3BA5**

## Single-level Control Store

**3BA5**


## 512 Different CWs

► If, however, in the CROM we find only  $512 = 2^9$  different CWs

► We may re-structure it to reduce the size of the CROM

3BA5, 6<sup>th</sup> Lecture, M. Manzke, Page: 10**3BA5**

## Two-level Control Store

**3BA5**

## Compare ROMs

Single-level =  $2^{16} \times 270 = 2160$  Kbytes

Two-level =  $2^{16} \times 29 + 2^9 \times 250$

= 237568 bytes + 16000 bytes

= 247.625 Kbytes

Nearly one order of magnitude reduction.

3BA5, 6<sup>th</sup> Lecture, M. Manzke, Page: 12

3BA5

## Intel Pentium Pro

### Example

- ▶ RISC (MIPS) architectures and CISC (Intel 80486, Pentium and Pentium Pro ...) use pipelining to achieve throughputs close to one instruction per clockcycle.
- ▶ But the challenges to design the control have not changed.

3838A58%Tutoro/MM/Makz/Ba/age1313

3BA5

## Control units for complex architectures

- ▶ The 80X86 instruction set contains instructions that require 10 to 100 times more cycle to execute than a MIPS instruction.
- ▶ Large number and complexity of addressing modes make the implementation of simple RISC like instruction difficult.
- ▶ A multicycle datapath allows the design to adapt to the wide range of instruction complexity in CISC architectures.

3838A58%Tutoro/MM/Makz/Ba/age1414

3BA5

## Conclusions

- ▶ Control is determined by:
  - ▶ Instruction Set Architecture (ISA)
  - ▶ Organisation
  - ▶ Datapath design
- ▶ Single cycle organisation:
  - ▶ Control defines how control signals are set
- ▶ Multicycle organisation requires:
  - ▶ Decomposition into cycles
- ▶ The control specification must be mapped into hardware.

3838A58%Tutoro/MM/Makz/Ba/age1515

3BA5

## More Conclusions

- ▶ Control can be designed from several definitions
- ▶ There is no dependency between the choice of sequential control (state machine) and the implementation
- ▶ The implementation depends on:
  - ▶ Size
  - ▶ Underlying technology
  - ▶ Available CAD tools

3838A58%Tutoro/MM/Makz/Ba/age1616

3BA5

## Reading

Students should revise material covered in 2BA4 by reading Chapter 5 "The Processor: Datapath and Control" in "Computer Organisation and Design", John L. Hennessy & David A. Patterson, 500.164 N85. Appendix C "Mapping Control to Hardware" in the same textbook provides information that complements ideals presented in the 3ba5 lecture.