

**3BA5**

## Speedup S

$$S = \frac{\tau_{\text{seq}}}{\tau_{\text{pipe}}}$$

- ⊕ In a well-designed pipe the stages are balanced so  $\tau_i = \tau_j$  for all  $i, j$
- ⊕ The latch time is small compared to  $\tau_i$
- ⊕  $t_e \ll \tau_i$  for all  $i$

3BA5, 16<sup>th</sup> Lecture, M. Manzke, Page: 1**3BA5**

## Speedup S

$$\tau_i = \tau_j \text{ and } t_e \ll \tau_i$$

$$\tau = P_{\min} = \max(\tau_i) + t_e \approx \tau_i$$

$$\tau_{\text{seq}} = n \times \sum_{i=1}^m \tau_i = n \times m \times \tau$$

$$S = \frac{\tau_{\text{seq}}}{\tau_{\text{pipe}}} = \frac{n \times m \times \tau}{(m + n - 1) \times \tau}$$

$$S = \frac{n \times m}{m + n - 1}$$

3BA5, 16<sup>th</sup> Lecture, M. Manzke, Page: 2**3BA5**

## Speedup S

$$S = (n \times m) / (m + n - 1)$$

$$S = \frac{n \times m}{m + n - 1}$$

Thus:

$$N = 1 \Rightarrow S \approx 1 \text{ but } S < 1$$

$$N = m \Rightarrow S \approx \frac{m}{2} \text{ but } S < \frac{m}{2}$$

$$N \gg m \Rightarrow S \rightarrow m$$

3BA5, 16<sup>th</sup> Lecture, M. Manzke, Page: 3**3BA5**

## Pipe Control and Clocking

- ⊕ To operate a pipe we must connect
  - ⊕ Its input to a source memory  $M_{so}$
  - ⊕ Its output to a sink memory  $M_{si}$
- ⊕ The input to the pipeline is controlled by the **ENABLE** signal and the loading of intermediate results into registers is controlled by signals  $LS_i$  derived from **ENABLE**


3BA5, 16<sup>th</sup> Lecture, M. Manzke, Page: 4

## 3BA5 Pipe Latch and Clock Design

- ⊕ Pipe latches must be simple in order to reduce propagation delay
- ⊕ Simple D latches controlled by a clock pulse  $CP_i$  just long enough to load data.
- ⊕ If our latches load when the  $CP_i$  is low and when the enable  $LS_i$  is high

## 3BA5 Schematically

Two stages example



## 3BA5 $CP_i$ Truth Table

CLOCK	$LS_i$	$CP_i$
0	0	1
0	1	0
1	0	1
1	1	1

$CP_i = \text{CLOCK} + LS_i$

## 3BA5 Pipe Control

For a pipe with two stage  $S_1$  and  $S_2$  we have

